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  The nature of the conducting filaments in many resistive switching systems has been elusive.  Through in situ 
transmission electron microscopy, we image the real-time formation and evolution of the filament in a silicon ox-
ide resistive switch. The electroforming process is revealed to involve the local enrichment of silicon from the 
silicon oxide matrix.  Semi-metallic silicon nanocrystals with structural variations from the conventional diamond 
cubic form of silicon are observed, which likely accounts for the conduction in the filament. The growth and 
shrinkage of the silicon nanocrystals in response to different electrical stimuli show energetically viable transition 
processes in the silicon forms, offering evidence to the switching mechanism. The study here also provides in-
sights into the electrical breakdown process in silicon oxide layers, which are ubiquitous in a host of electronic 
devices. 
 
  The understanding of the mechanisms in resistive 
switching materials is essential for their applications 
in future nonvolatile memory and logic devices (1-3). 
When in the ON state, conduction in many such 
systems takes place through a filament linking the 
source and drain electrodes, rather than throughout 
the channel material.  While the confinement of the 
filament in many resistive switching materials is 
considered advantageous for further device scaling 
(4), it also presents considerable challenges in 
mechanistic probing. Techniques such as surface 
conductance mapping provide useful topological 
information regarding the filaments (5-7), yet the 
embedded nature of the filament makes further 
information, such as materials composition, difficult 
to obtain. Recently, by using transmission electron 
microscopy (TEM), more structural and 
compositional details in the filaments were revealed 
(8-10). Nevertheless, the isolation of the filament 
from the surrounding solid-electrolyte matrix, usually 
accomplished by cutting with a focused ion beam (8-
10), is destructive and potentially alters the structural 
and compositional completeness of the filament. 
Furthermore, information such as the formation and 
evolution of the filament essential to the switching 
mechanism is largely missing in the ex situ imaging. 
Here we demonstrate the in situ imaging of the semi-
metallic Si filament in a silicon oxide (SiOx, x ~ 2) 
resistive switch, and this could have implications in a 
wide range of silicon oxide breakdown phenomena. 
SiOx resistive switching memory is attractive for its 
fully CMOS (complementary metal-oxide-
semiconductor) compatible material composition and 
processing (4). Two types of resistive switching 
memory have been constructed based on SiOx. The 
first type belongs to the programmable metallization 
cell (4), which relies on the formation and rupture of 
the metal filament injected from the electrode (11). It 
features bipolar switching behavior and is extrinsic to 
SiOx with SiOx merely serving as the passive solid 
electrolyte. The second type shows unipolar current-
voltage (I-V) characteristics with the reset voltage 
larger than the set value (Fig. 1A). The filamentary 
switching was recently revealed to be the intrinsic 
property of SiOx as it is electrode-independent (9, 12). 
The study here focuses on this type of intrinsic resis-
tive switching in SiOx. While ex situ imaging revealed 
a silicon-rich switching site (9), information regarding 
conduction and switching mechanisms was largely 
missing. Since soft breakdown is involved in the elec-
troforming process (1), the study here could also pro-
vide insights into the general electrical breakdown 
process in SiOx, a material that plays a ubiquitous role 
in semiconductor electronics.   
 
Fig. 1. I-V behaviors and general device embodiments.  (A) 
Schematic of the unipolar switching in SiOx, showing the typi-
cal set (red) and reset (blue) I-V curves (9). (B) Schematic of 
the SiOx thin-walled structure for in situ TEM imaging. The 
switching region in SiOx is localized by the nanogap generated 
in the α-C layer and imaged by TEM. (C and D) Schematics of 
the multi-stage structure and its arrangement with respect to 
the TEM stage. The pink arrows indicate the TEM electron 
beam imaging direction. 
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Figs. 1B-D shows the schematics of the device de-
sign and setup for the in situ imaging. The imaging 
region consists of a SiOx thin-walled structure 
covered by a layer of amorphous carbon (α-C), which 
is connected to external electrical inputs (Fig. 1B). By 
electrical breakdown in the α-C layer, a disruption 
region or nanogap can be produced as we described 
previously in planar carbon-coated SiOx devices (12). 
The broken ends of α-C layer then serve as the 
electrodes for the SiOx in the nanogap region. The use 
of α-C as the electrode material eliminates possible 
extrinsic effects from metals (11), and the electrical 
breakdown-generated nanogap provides an easy 
method for the fabrication of closely spaced 
electrodes atop a thin-walled structure. The 
confinement  
 
Fig. 2. SEM false-color images and TEM images of the elec-
tronic device. (A-C) Perspective SEM images of the multi-
stage device for in situ imaging. (D) A top view of the SiOx 
thin-walled structure. (E) Low-magnification TEM image of 
the SiOx thin-walled structure with the α-C layer on top. (F) 
The same structure as in (E) with the α-C layer subjected to 
electrical breakdown. The circled region shows the nanogap in 
the α-C layer. 
from the nanogap pre-localizes the switching site so 
that it can be constantly monitored from before the 
electroforming or filament formation and throughout 
the experiment. During imaging, the electron beam 
from the TEM system travels perpendicularly across 
the SiOx thin-walled structure. In this configuration, 
the SiOx and the α-C layer are spatially separated in 
the imaging plane, minimizing possible interference 
from the electrode material. Practically, for the suc-
cessful passage of the electron beam across the 
nanogap region, a multi-stage design with the SiOx 
thin-walled structure is required (Fig. 1C). This multi-
stage device is then vertically mounted on a home-
built TEM stage that is capable of in situ electrical 
characterization (Fig. 1D). 
Figs. 2A-D shows a series of scanning electron 
microscopy (SEM) images of the multi-stage device 
(see Fig. S1 for fabrication details). The thickness of 
the SiOx thin-walled structure is ~ 100 nm for the 
electron-beam transparency, and the length is ≤ 1 µm 
to reduce the resistance of the α-C electrodes (~ 20 
nm thick). The successful imaging of the pristine 
structure by TEM is shown in Fig. 2E. After electrical 
breakdown in the α-C layer, a nanogap is generated in 
the α-C layer atop the SiOx thin-walled structure (Fig. 
2F).  
Fig. 3 shows a series of high-resolution TEM images 
of the nanogap region (right panels) with respect to 
different I-V responses (left panels). Note that during 
the electrical characterization, the electron beam was 
temporally blocked to exclude beam impact (13). 
Immediately after the electrical breakdown in the α-C 
layer, a nanogap of ~ 15 nm is formed (Fig. 4A). Both 
the SiOx at the nanogap region and the SiOx far from 
the nanogap show amorphous silica features. Because 
of the disruption in the α-C layer, the device shows 
little conduction during the subsequent voltage sweep, 
until at ~ 12 V the current suddenly increases (light 
grey curve in the plot of Fig. 3B). This conductance 
increase features the beginning of the electroforming 
process in SiOx (9). The device is subsequently 
electroformed, showing the characteristic I-V curve 
featuring current increase (at ~ 5 V) and decrease (at 
~ 10 V) that define the typical set and reset processes, 
respectively (grey curve). The device is set to the low-
resistance (ON) state (red curve). The immediate 
TEM imaging shows morphological changes at the 
nanogap region (Fig. 3B), as is often associated with 
the electroforming process (8, 9, 14). Specifically, out 
of the amorphous background, ~ 3 nm regions of 
nanocrystalline structure (based on the appearance of 
lattice fringes) appear at the nanogap (bounded region 
and inset in Fig. 3B). The apparent lattice spacing of 
the nanocrystal based on the fringes is distinct from 
that of the α-C, indicating a different material form. 
Due to the beam impact (see below), the formed ON 
and switching states degrade after imaging (light grey 
curve in Fig. 3C). A subsequent re-electroforming 
process is involved to set the device back to ON (grey 
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and red curves). The immediate imaging shows 
growth in the nanocrystal (bounded region and inset 
 
Fig. 3. High-resolution TEM images of the nanogap region 
(right panels) taken immediately after the electrical characteri-
zations (left panels). (A) The electrical breakdown I-V curve in 
the α-C layer and the formed nanogap. The inset shows the 
enlarged nanogap region which shows only amorphous fea-
tures. (B) The electroforming process in SiOx with the state set 
to ON. The inset is an enlarged image of the circled region, 
showing nanocrystalline features. (C) A re-electroforming 
process in SiOx after the imaging in (B), with the state set to 
ON. The inset shows the enlarged image of the circled region, 
showing the growth of the nanocrystal. (D) A reset process 
after the imaging performed in (C). The inset shows the 
enlarged image of the circled region, showing the shrinkage of 
size in the nanocrystal. The numbers in all the left-panel plots 
indicate the voltage-sweep orders. 
in Fig. 3C). The partially degraded ON state after this 
imaging is compensated by a set process (red curve in 
Fig. 3D). For the subsequent voltage sweep to 14 V, a 
sudden decrease in the conductance occurs at ~ 12 V, 
featuring the typical reset process (9). The immediate 
imaging shows prominent shrinkage in the size of the 
nanocrystal (bounded region and inset in Fig. 4D). 
 
Fig. 4. TEM and diffraction patterns from a different device 
than that shown in Fig. 3.  (A) High-resolution TEM image of 
the nanogap region from another SiOx switching device. (B) 
Selected-area diffraction pattern of the region shown in (A). 
(C) A fast Fourier transformed micrograph of the image 
shown in (A). 
The nanocrystalline structures were persistently ob-
served only at the nanogap region in the switching 
devices, indicating their correlation with the electro-
forming and switching processes. Selected area elec-
tron diffraction shows that the crystalline structures 
are consistent with Si nanocrystals (NCs) and not sili-
con carbide (Fig. S2). As SiOx is the only source con-
taining the Si element, the formation of the Si NCs 
shows that the energetically viable SiOx?Si process 
is associated with the electroforming process. The in 
situ recording of this process also excludes the possi-
bility of processing-induced formation during the 
filament isolation as was involved in ex situ imaging.  
This TEM imaging process was studied over four dif-
ferent devices (Figs. S2 and S3), all yielding similar 
information. 
As the ON state shows largely metallic conduction 
(15), questions arise regarding the composition of the 
conductor since conventional silicon is semiconduct-
ing. Lattice-spacing measurements and electron dif-
fraction patterns from the Si NCs show evidence of 
structural deviation from the conventional diamond 
cubic Si-I phase. As shown in Fig. 4, the intersected 
lattice spacing of 0.33 and 0.32 nm with a nearly per-
pendicular angle is the feature of the Si-III phase (16), 
which is semi-metallic (17) and often associated with 
other conducting phases (18). This indication can also 
be seen in Fig. 3; while the lattice spacing of 0.27 nm 
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can be assigned to Si-I(200), Si-III(211) or Si-XII(11-
2) faces, that of 0.33 nm (Fig. 3B) can only be associ-
ated with Si-III/Si-XII phases (16). In particular, as 
Si-I(200) is the forbidden plane for diffraction (19), 
the strong signal of 0.27 nm-1 in the diffraction pat-
terns is further indication of the conducting Si-III/Si-
XII phases (20) (Figs. S2 and S4). While these phase 
transitions in Si are typically induced by pressuriza-
tion (18), here it is possible that the high electric field 
attained at the nanogap is inducing these phases. The 
stability of the formed silicon phases at ambient envi-
ronment (17, 18) also accounts for the electronically 
nonvolatile property in SiOx resistive switching mem-
ory. Remarkably, the suppression of the electroform-
ing and switching in SiOx at low temperature (9, 15) 
coincides with the fact that the Si-III phase cannot be 
formed at liquid-nitrogen temperature (21).  Further-
more, the semi-metallic NCs suggest a rationale for 
failure to induce gating in three-terminal embodi-
ments of these devices (22), which was originally 
proposed to be carbon switching (22) and later clari-
fied as SiOx-derived switching (9, 12). 
From the devices studied, the filament in SiOx is not 
in the form of a continuous single crystal across the 
nanogap, as seen in TiOx switching systems (8). In-
stead, discrete Si NCs form across the nanogap. This 
feature indicates a possible transition region between 
the Si NCs that could favor the switching process. 
The growth of the Si NCs (Fig. 3C) indicates the gen-
eral Si-rich nature along the nanogap in the electro-
formed device. This Si enrichment is also evidently 
correlated with the indention and shrinkage of the 
volume at the nanogap region, likely a result of oxy-
gen outgassing (14). The shrinkage of the Si NCs with 
respect to the conductance drop (Fig. 3D) indicates 
the possible amorphization process. This is consistent 
with the thermally induced amorphization observed in 
the metallic Si phases (18, 20), as the reset process in 
unipolar resistive switching is largely thermally 
stress-driven (2, 9, 23). In particular, resistance in-
crease is associated with the amorphization process 
(18). This provides a possible scenario for the fila-
ment rupture in the reset process. 
We further take the electron-beam impact into con-
sideration during the mechanistic interpretations. As 
mentioned above, the electron beam from the TEM 
system tends to degrade the conduction and switching 
state in SiOx. This does not indicate a charge-based 
mechanism though, as that was ruled out in the x-ray 
irradiation experiment and high temperature stability 
measurements (9). In fact, knock-on structural change 
in Si can be readily induced by an electron beam at 
the imaging energy (200 KeV) (24), and the amorphi-
zation process can be induced (16, 25). This accounts 
for the switching degradation after beam exposure 
(Fig. 3B) as structural changes along the entire fila-
ment are induced. While this is a further indication of 
structural change-induced conductance switching in 
the Si filament, it also implies that the structural tran-
sition needed for the switching can be subtle. 
In summary, the study here provides an overall 
picture of the intrinsic resistive switching in 
SiOx. The electroforming is through the SiOx?Si 
process with the semi-metallic Si state identified. 
The switching is indicated to be through the tran-
sition between the semi-metallic and amorphous 
Si forms. It also provides a general overview of 
electrical breakdown in silicon oxides. The deg-
radation of the resistive switching state to a non-
switchable metallic state (hard breakdown (26)) 
in SiOx is likely to be associated with the further 
aggregation of the metallic Si forms. The method 
described here can also be applied to other resis-
tive switching materials for mechanistic investi-
gation. 
 
1. R. Waser, M. Aono, Nat. Mater. 6, 833 (2007). 
2. A. Sawa, Materials Today 11, 28 (2008).  
3. M.-J. Lee et al., Nat. Mater. 10, 625 (2011).  
4. G. I. Meijer, Science 319, 1625 (2008).  
5. B. J. Choi et al., J. Appl. Phys. 98, 033715 (2005).  
6. K. Szot, W. Speier, G. Bihlmayer, R. Waser, Nat. Mater. 5, 312 (2006).  
7. C. N. Liu, D. R. Stewart, R. S. Williams, M. Bockrath, Nano Lett. 4, 
569 (2004).  
8. D. H. Kwon et al., Nat. Nanoetchnol. 5, 148 (2010).  
9. J. Yao, Z. Sun, L, Zhong, D. Natelson, J. M. Tour, Nano Lett. 10, 4105 
(2010).  
10. Y. C. Yang, F. Pan, Q. Liu, M. Liu, F. Zeng, Nano Lett. 9, 1636 
(2009).  
11. C. Schindler, S. C. Thermadam, R. Waser, M. N. Kozicki, IEEE Trans. 
Electron Devices 54, 2762 (2007).  
12. J. Yao et al., Small 5, 2910 (2009).  
13. X.-W. Du, M. Takeguchi, M. Tanaka, K. Furuya, Appl. Phys. Lett. 82, 
1108 (2003). 
14. J. J. Yang et al., Nanotechnol. 20, 215201 (2009). 
15. G. Dearnaley, A. M. Stoneham, D. V. Morgan, Rep. Prog. Phys. 33, 
1129 (1970). 
16. D. Ge, V. Dominich, Y. Gogotsi, J. Appl. Phys. 93, 2418 (2003).  
17. J. M. Besson, E. H. Mokhtari, J. Gonzalez, G. Weill, Phys. Rev. Lett. 
59, 473 (1987).  
18. S. Ruffell, K. Sears, J. E. Bradby, J. S. Williams, Appl. Phys. Lett. 98, 
052105 (2011).  
19. R. Colella, A. Merlini, Phys. Stat. Sol. 18, 157 (1966). 
20. D. Ge, V. Domnich, Y. Gogotsi, J. Appl. Phys. 95, 2725 (2004). 
21. M. M. Khayyat, G. K. Banini, D. G. Hasko, M. M. Chaudhri, J. Phys. 
D: Appl. Phys. 36, 1300 (2003).  
22. Y. Li, A. Sinitskii, J. M. Tour, Nat. Mater. 7, 966 (2008).  
23. J. C. Phillips, J. Appl. Phys. 109, 034312 (2011). 
24. X.-W. Du, B. Wang, N. Q. Zhao, F. Furuya, Scripta Materialia 53, 
899 (2005). 
25. S. Takeda, J. Yamasaki, Phys. Rev. Lett. 83, 320 (1999). 





The multi-stage SiOx thin-wall structure as shown in Fig. 2 in the main article is fabricated from a 
silicon wafer (thickness ~ 500 µm) capped with 2 µm thermal SiOx (x ~ 2) on top.  It includes the 
following steps (Fig. S1):   
1. Cr sacrificial mask (~ 400 nm thick) is defined by photolithography. Reactive ion etching 
(RIE) is then used to define the Si stage as shown in Fig. 2B. The etching depth for the Si 
stage is ~ 12 µm. CHF3/O2 and SF6/Ar/O2 recipes are used for SiOx and Si etching, 
respectively. The Cr mask is then removed by Cr etchant (CEP-200).   
2. At 900 ºC, a layer of α-C is grown on top of the defined Si stage by chemical vapor 
deposition (CVD) method using C2H2/H2 (50/150 sccm) (1). The α-C layer is ~ 20 nm 
thick with its resistivity ~1-2 KΩ/□. Note that low resistivity is desirable so that the 
resistance of the α-C electrode is comparatively lower than that of the ON state in SiOx.  
3. RIE (O2) is performed for selected-area removal of the α-C layer, with photoresist (S1813) 
as sacrificial mask defined by photolithography.     
4. Electrodes (Ti/Au = 5/50 nm, for wire bonding) is then defined by photolithography. Note 
the selected-area removal of α-C layer in step 3 is to ensure a direct SiOx/Ti/Au contact for 
good adhesion during wire bonding.  
5. Pt wires that connect the α-C layer and the Au electrodes are defined by electron-beam 
lithography (EBL). The two Pt wires are separated by ~ 3 µm atop the α-C region.  
6. Narrow Cr stripe (~ 140 nm wide, 50 nm thick) between the Pt wires atop the α-C layer is 
defined by EBL. It serves as the sacrificial mask for SiOx etching during the definition of 
the thin-wall SiOx structure as shown in Fig. 2C.  
7. A second Cr mask (~40 nm) is defined by photolithography to protect the Au electrodes 
during SiOx etching. Note the Pt wires need no protection as they are resilient to the SiOx-
etching recipe.   
8. RIE is used to define the SiOx thin-wall structure with a height of ~ 500 nm (Fig. 2C). 
Because of undercut, the 140 nm-wide Cr mask eventually results in the width of the SiOx 
thin-wall structure ~ 100 nm (Fig. 2D). And the Cr mask is then removed.    
 
The fabricated structure above is then sliced into slim piece (300 µm ×3 mm, Fig. 2A) by a dicing 
saw. With the height of the SiOx thin-wall structure ~ 500 nm (Fig. 2C), the width and height of 
the Si stage ~ 20 µm and 10 µm, respectively (Fig. 2B), the width of the device ~ 300 µm, the 
fabricated device is expected to have an angle-mismatch tolerance of ~ 0.5 degree for the electron 
beam. The sliced device is then vertically mounted on a home-built TEM stage that is capable of 
electrical input, and electrically connected through wire bonding. An Agilent B1500 
semiconductor parameter analyzer is used for the electrical characterizations. The imaging is 
carried out on a JEM-2100F TEM system with the beam energy at 200 KeV.   








Fig. S2. (A) High-resolution TEM image of a third switching nanogap (the first and second are in 
Figs. 3 and 4, respectively) showing the corresponding selected-area diffraction pattern for the 
device.  (B) The lattice spacing of 0.27 nm and 0.16 nm and 0.14 nm can be assigned to Si-I (200), 
(311) and (400) planes, respectively. However, (200) plane is the forbidden plane for diffraction 
in diamond cubic structure (2). Instead, it is more reasonable to assign the strong signal at 0.27 
nm-1 to Si-III/Si-XII phases (3). The lattice spacing of 0.27 nm and 0.16 nm and 0.14 nm 
correspond to Si-III (211), (400) and (422) planes (4, 5). More evidence is shown in Fig. S3 
below. In additional, the diffraction pattern here is different from those in the SiC forms (5-7) and 






Fig. S3. (A) High-resolution TEM image of a fourth switching nanogap and (B) the 
corresponding selected-area diffraction pattern. The diffraction pattern here shows similar feature 
as that in Fig. S2(B). The signal at 0.33 nm-1 can only be assigned to Si-III (211) or its closely-
related phase Si-XII (11-1) (4). This lattice spacing along with the absence of 0.31 nm-1 signal 
(corresponding to Si-I(111)) further indicates the Si-III/Si-XII phases.    
 
References 
1. Y. Li, A. Sinitskii, J. M. Tour, Nat. Mater. 7, 966 (2008). 
2. R. Colella, A. Merlini, Phys. Stat. Sol. 18, 157 (1966). 
3. D. Ge, V. Dominich, Y. Gogotsi, J. Appl. Phys. 93, 2418 (2003).   
4. D. Ge, V. Domnich, Y. Gogotsi, J. Appl. Phys. 95, 2725 (2004). 
5. International Centre for Diffraction Data (ICDD), 2011 database. 
6. R. Sharma, D. V. S. Rao, V. D. Vankar, Mater. Lett. 62, 3174 (2008).  
7. J. K. Jeong, C. S. Hwang, H. J. Kim, J. Electrochem. Soc. 148, G526 (2002).  
